
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 20, 2013
112
Revision 1.6
Reset Circuit
The reset circuit in Figure 32 is recommended for powering up the KSZ8873MLL/FLL/RLL if reset is triggered only by the
power supply.
Figure 32. Recommended Reset Circuit
The reset circuit in Figure 33 is recommended for applications where reset is driven by another device (e.g., CPU, FPGA,
etc),. At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ8873MLL/FLL/RLL device.
The RST_OUT_n from CPU/FPGA provides the warm reset after power-up.
Figure 33. Recommended Reset Circuit for Interfacing with CPU/FPGA Reset Output